Bally Midway's MCR 111

Notes from DLH on Jan 19th, 2000

Schematics scanned at 600 dpi/lineart

All other at 300 dpi/lineart

This manual had the same exact first 19 pages as the manual

Schematics were to scan 😣

for MCR I I (MCR2-Part1.pdf & MCR2-Part2.pdf)

Page 20 was blank

Page 31 doesn't exist in my original copy

*if someone has it, please scan or email me

You can not imagine what a pain these yellow

Bally Midway's

MCR II-III Systems

General Information and Troubleshooting Procedures Micro-Processor Video Games



Bally MIDWAY MFG. CO.

10601 W. Belmont Avenue Franklin Park, Illinois 60131 U.S.A.



Phone: (312) 451-9200 Cable Address: MIDCO Telex No.: 72-1596 VIDEO 800/323-7182 PINBALL 800/323-3555

July, 1983

GAME VOLUME ADJUSTMENT CONTROL. (See Figure 1)

The game volume control pot is located just inside the cabinet on the right side of the coin door frame. There is only one pot. For adjustment, it may be reached through the coin door on **ALL** models.

To make the sounds louder, turn the pot clockwise as you face it (\frown).

To make the sounds less loud, turn the pot counter-clockwise as you face it (\nearrow).




Figure 1 Game Volume Adjustment Control

OPTION SETTINGS:

To change the most common option settings, you **DO NOT** have to take the game apart or go into the cabinet and hunt for tiny switches on P.C. boards. These most common options can be changed from the main console of the game while it is in the Self-Test mode. The Self-Test switch is located just inside the cabinet on the right side of the coin door frame as you face it.

When changing any options, ALWAYS perform the Self-Test and play the game to be sure the ones selected are working properly. Of course, when you must change one of the switches that is located on one of the game's P.C. boards, it is also recommended that you perform the Self-Test and play the game to be sure the switches have worked properly and that no switches were accidentally moved that were not meant to be. (These switches are small and this can happen.)

The P.C. Board option switch settings, and what they will make the game do are shown in Figure 3. These switches are MAINLY INTENDED for use by a technician who is checking and/or performing tests on the game. See Figure 2 for option switch locations.

NOTE: In order to set the option switches located on the game's P.C. Boards, these Boards need not be removed from their card rack.




Figure 2 Option Switch Location

OPTION SWITCH SETTINGS SWITCH NO. 1 — AT B 3 — LOCATED ON SOUND I/O P.C. BOARD SW#1 SW#2 SW#3 SW#4 SW#5 SW#6 SW#7 SW#8 SW#9 SW#10 ON NOT NOT NOT NOT NOT 2 COIN METERS **OFF** USED USED USED USED USED 1 COIN METER ÓN Cause picture Fly MINI/UPRIGHT **OFF COCKTAIL TABLE** ON **BUY IN ALLOWED** NO BUY IN (EXDIAIN **OFF** FREEZE VIDEO Ad- must be off. NORMAL OPERATION SWITCH NO. 3 — AT D 14 — LOCATED ON SOUND I/O P.C. BOARD SW#1 **SW#2 **SW#3 **SW#4 **OFF** NORMAL OPERATION SOUND I/O DIAGNOSTIC ON MODE OFF THE REMAINDER OF MOST NORMAL OPERATION COMMON OPTION SETTINGS ARE CON-RAM/ROM TEST ON INDICATES TEST RESULTS VIA DUCTED DURING THE MACHINE SETUP YELLOW LED ON SOUND I/O PORTION OF THE SELF-TEST MODE AND WILL BE COVERED IN DETAIL IN THAT BOARD: **FAST FLASH = BAD ROM** SECTION OF THIS MANUAL SLOW FLASH = BAD RAM **OFF** NORMAL OPERATION

OSCILLATOR TEST

FILTER TEST

NORMAL OPERATION

Figure 3 Option Switch Settings

ON

OFF

ON

^{**}NO EFFECT IF **SW**#1 OF SWITCH NO. 3 IS IN THE "**OFF**" POSITION.

SELF-TEST MODE

The Self-Test mode is a special mode for checking game play statistics as well as game switches and computer functions. It is the easiest and best way to check for proper operation of the entire game.

NOTE: Putting the game into Self-Test **WILL NOT** cause the game to erase any CREDITS it has in its memory when the Self-Test mode is entered.

You may begin a Self-Test at any time by sliding the Self-Test switch to the "ON" position after the power to the game is on (the Self-Test switch is located just inside the cabinet on the right side of the coin door frame as you face it). When this is done, the game will react as follows:

- If the game is in the Attract mode when the Self-Test switch is moved to the "ON" position, it will finish the sequence and then go into the Self-Test mode. This is illustrated by the display of the Self-Test Mode Menue on the monitor screen.
- 2. If the game is in the Ready-To-Play mode or the Play mode when the Self-Test switch is slid to the "ON" position, it WILL NOT go into the Self-Test mode until AFTER the players' last TRON has been eliminated (the game MUST be over). At this point, the game will go into the Self-Test mode. Again, this is illustrated by the display of the Self-Test Mode Menue on the monitor screen.
- 3. The fastest way to enter the Self-Test mode is to slide the Self-Test switch to the "ON" position and then activate the "TILT" switch located on the back side of the coin door just below the lock mechanism. The game will then IMMEDIATELY go into the Self-Test mode.

The Self-Test mode has eight (8) major categories as illustrated by Figure 4.

- It is easy to select what category you want to enter. By pushing forward or pulling backward on the controler stick, the Cursor at the left of the screen can be moved UP and DOWN, (forward=UP) and (backward=DOWN), until it is in front of the category you want to test. Release the controler stick at this time.
- After the Cursor has been positioned, pull the trigger on the controler stick and the monitor screen will display the test category you have selected.

NOTE: There is one exception to this. If you position the Cursor in front of the "PRESET" category on the Self-Test Mode Menue, when you pull the trigger on the controler stick — EVERY-THING, I repeat — EVERYTHING; including ALL information in the "BOOKKEEPING" mode, and ALL operator selected options, will be set back to zero "0" and to the factory recommended settings — respectively.




Figure 4 Self-Test-Menu

- ☐ Once you are **IN** one of the Self-Test mode categories, FOLLOW THE **ON-SCREEN** IN-STRUCTIONS TO **COMPLETE** THE TEST.
- The next group of figures shows the CORRECT screen presentation for EACH category of the Self-Test mode.

During the SELF DIAGNOSTICS section of the Self-Test mode, you will **first** see a cross hatch pattern on the screen for about 1/2 second. **Second**, you will see a lot of different colored bars shown on the monitor screen. These bars will be UNpainted one at a time from the top down. **Third**, you will see the screen painted Red, Blue, and Green in bars from the top down. **Fourth**, another group of colored bars is displayed. This sequence is repeated several times. And finally, this sequence is replaced by this message: **"HIT FIRE BUTTON TO EXIT"**. If the Fire button is not hit, the test will repeat itself. This feature was designed into the game to enable over-night testing for an intermittent hardware problem.

If the SELF DIAGNOSTICS find one or more bad ROM or RAM chips: instead of going through what is described above, the game will give you a written message as to which parts are bad. This message includes their I.D.'s and their P.C. Board locations.

During the SOUNDS sections of the Self-Test mode, the game will give a display which looks like that shown in Figure 5.

☐ In this category, each of the game's 24 separate sounds can be checked individually in any order — or — you can tell the game to check them all in order — 3 through 26.





Figure 5 Self-Test—Sounds

As the Player Input Switches and Devices are activated, the Switch or Device activated is spelled out in the space indicated.



Self-Test-Player Input

During the PLAYER INPUT section of the Self-Test mode, the game will give a display which looks like that shown in Figure 6.

☐ In this category, each of the game's player operated controls — including the coin switches on the back side of the coin door — may be check individually. A game sound will be heard as each switch/control is actuated. If no game sound is heard, that switch/control is either not working, miswired, or disconnected. Check it out thoroughly.

During the BOOKKEEPING section of the Self-Test mode, the game will give a display which looks like that shown in Figure 7.




Figure 1/ Sell-Test—Bookkeeping

☐ In this category a basic bookkeeping function is performed. And with the selection of the "TIME REPORT" and the "SCORE REPORT", detailed breakdowns of game times and scores may be obtained.

In the TIME REPORT and SCORE REPORT sections of the BOOKKEEPING mode, the game will give displays which look like those shown in Figures 8 and 9 respectively.





Figure 8 Self-Test—Time Report

7111 PTS TO ADDDO PTS COLO 10 PUQQO PTB 20000 TO 30000 PTS 30000 TO **90000 PTB** 90000 TO **50000 PTS** 50000 TO 75000 PTS TECCO TO LODGOD PTS a (000000 TO 150000 PTS Q Q OVER (SOCIOL PTS PIT FIRE BUTTON TO EHIT

Figure 9 Self-Test—Score Report

During the SETUP OPTIONS section of the Self-Test mode, the game will give a display which looks like that shown in Figure 10.




* = Factory recommended settings.

Figure 10 Self-Test—Setup Options

☐ In this category, all common game options may be changed from the control console: coins per credit, credits per base, bonus base(s) awarded at, difficulty level --, and so on.

The Difficulty Level setting has a range of 1 to 9 with 1 representing the easiest level of play and 9 representing the most difficult level of play. One is the factory recommended setting.

During the CHANNEL TEST section of the Self-Test mode, the game will give a display which looks like that shown in Figure 11.



this category, the game conducts a test

☐ In this category, the game conducts a test of its SOUND SYSTEM.

A Glossary of Microprocessor Terms

MICROPROCESSOR — one or several microcircuits that perform the function of a computer's CPU. Sections of the circuit have arithmetic and comparative functions that perform computations and executive instructions.

CPU — central-processing unit. A computing system's "brain", whose arithmetic, control and logic elements direct functions and perform computations. The microprocessor section of a microcomputer is on one chip or several chips.

PROM — programmable read-only memory. User permanently sets binary on-off bits in each cell by selectively fusing or not fusing electrical links. Non-erasable. Used for low-volume applications.

EPROM — erasable, programmable, read-only memory. Can be erased by ultraviolet light bath, then reprogrammed. Frequently used during design and

development to get programs debugged, then replaced by ROM for mass production.

ROM — read-only memory. The program, or binary on-off bit pattern, is set into ROM during manufacture, usually as part of the last metal layer put onto the chip. Nonerasable. Typical ROM's contain up to 16,000 bits of data to serve as the microprocessor's basic instructions.

RAM — random-access memory. Stores binary bits as electrical charges in transistor memory cells. Can be read or modified through the CPU. Stores input instructions and results. Erased when power is turned off.

LSI — large scale integration. Formation of hundreds or thousands of so-called gate circuits on semiconductor chips. Very large scale integration (VLS) involves microcircuits with the greatest component density.

MOS — metal-oxide semiconductor. A layered construction technique for integrated circuits that achieves high component densities. Variations in MOS chip structures create circuits with speed and low-power requirements, or other advantages (static will damage a MOS chip).

Introduction to the Z-80 CPU

The term "microcomputer" has been used to describe virtually every type of small computing device designed within the last few years. This term has been applied to everything from simple "microprogrammed" controllers constructed out of TTL MSI up to low end minicomputers with a portion of the CPU constructed out of TTL LSI "bit slices." However, the major impact of the LSI technology within the last few years has been with MOS LSI. With this technology, it is possible to fabricate complete and very powerful computer systems with only a few MOS LSI components.

The Zilog Z-80 family of components can be configured with any type of standard semiconductor memory to generate computer systems with an extremely wide range of capabilities. For example, as few as two LSI circuits and three standard TTL MSI packages can be combined to form a simple controller. With additional memory and I/O devices a computer can be constructed with capabilities that only a minicomputer could previously deliver.

New products using the MOS LSI microcomputer are being developed at an extraordinary rate. The Zilog Z-80 component set has been designed to fit into this market through the following factors:

- 1. The Z-80 is fully software compatible with the popular 8080A CPU.
- Existing designs can be easily converted to include the Z-80.
- The Z-80 component set is at present superior in both software and hardware capabilities to any other microcomputer system on the market today.
- For increased throughput the Z80A operating at a 4 MHZ clock rate offers the user significant speed advantages.

Microcomputer systems are extremely simple to construct using Z-80 components. Any such system consists of three parts:

- 1. CPU (Central Processing Unit)
- 2. Memory
- 3. Interface Circuits to peripheral devices

The CPU is the heart of the system. Its function is to obtain instructions from the memory and perform the desired operations. The memory is used to contain instructions and in most cases data that is to be processed. For example, a typical instruction sequence may be to read data from a specific peripheral device, store it in a location in memory, check the parity and write it out to another peripheral device. Note that the Zilog component set includes the CPU and various general purpose I/O device controllers, while a wide range of memory devices may be used from any source. Thus, all required components can be connected together in a very simple manner with virtually no other external logic.

General Purpose Registers

There are two matched sets of general purpose registers, each set containing six 8-bit registers that may be used individually as 8-bit registers or as 16bit register pairs by the programmer. One set is called BC, DE and HL while the complementary set is called BC', DE' and HL'. At any one time the programmer can select either set of registers to work with through a single exchange command for the entire set. In systems where fast interrupt response is required, one set of general purpose registers and an accumulator/flag register may be reserved for handling this very fast routine. Only a simple exchange command need be executed to go between the routines. This greatly reduces interrupt service time by eliminating the requirement for saving and retrieving register contents in the external stack during interrupt or subroutine processing. These general purpose registers are used for a wide range of applications by the programmer. They also simplify programming, especially in ROM based systems where little external read/write memory is available.

Arithmetic & Logic Unit (ALU)

The 8-bit arithmetic and logical instructions of the CPU are executed in the ALU. Internally the ALU communicates with the registers and the external

data bus on the internal data bus. The type of functions performed by the ALU include:

Add Left or right shifts

or rotates (arithmetic and logical)


Subtract Increment
Logical AND Decrement
Logical OR Set bit
Logical Exlusive OR Reset bit
Compare Test bit

Instruction Register and CPU Control

As each instruction is fetched from memory, it is placed in the instruction register and decoded. The control sections performs this function and then generates and supplies all of the control signals necessary to read or write data from or to the registers, control the ALU and provide all required external control signals.

Z-80 CPU Pin Description

The Z-80 CPU is packaged in an industry standard 40 pin Dual In-Line Package. The I/O pins are shown in the below figure and the function of each is described.



A₀-A₁₅ (Address Bus)

Tri-state output, active high. A_0 - A_{15} constitute a 16-bit address bus. The address bus provides the address for memory (up to 64K bytes) data exchanges and for I/O device data exchanges. I/O addressing uses the 8 lower address bits to allow the user to directly select up to 256 input or 256 output ports. A_0 is the least significant address bit. During refresh time, the lower 7 bits contain a valid refresh address.

D₀-D₇ (Data Bus)

Tri-state input/output, active high. D_0 - D_7 constitute an 8-bit bidirectional data bus. The data bus is used for data exchanges with memory and I/O devices.

M₁

(Machine Cycle one)_

Output, active low. M_1 indicates that the current machine cycle is the OP code fetch cycle of an instruction execution. Note that during execution of 2-byte op-codes, $\overline{\text{M1}}$ is generated as each op code byte is fetched. These two byte op-codes always begin with CBH, DDH, EDH or FDH. $\overline{\text{M1}}$ also occurs with $\overline{\text{IORQ}}$ to indicate an interrupt acknowledge cycle.

MREQ

(Memory Request)

Tri-state output, active low. The memory request signal indicates that the address bus holds a valid address for a memory read or memory write operation.

IORQ

(Input/Output Request)

Tri-state output, active low. The IORQ signal indicates that the lower half of the address bus holds a valid I/O address for a I/O read or write operation. An IORQ signal is also generated with an M1 signal when an interrupt is being acknowledged to indicate that an interrupt response vector can be placed on the data bus. Interrupt Acknowledge operations occur during M1 time while I/O operations never occur during M1 time.

RD

(Memory Read)

Tri-state output, active low. RD indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.

WR

(Memory Write)

Tri-state output, active low. WR indicates that the CPU data bus holds valid data to be stored in the addressed memory or I/O device.

RFSH

(Refresh)

Output, active low. RFSH indicates that the lower 7 bits of the address bus contain a refresh address for dynamic memories and the current MREQ signal should be used to do a refresh read to all dynamic memories.

HALT

(Halt state)

Output, active low. HALT indicates that the CPU has executed a HALT software instruction and is awaiting either a non maskable or a maskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU executes NOP's to maintain memory refresh activity.

WAIT

(Wait)

Input, active low. WAIT indicates to the Z-80 CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter wait states for as long as this signal is active. This signal allows memory or I/O devices of any speed to be synchronized to the CPU.

INT

(Interrupt Request)

Input, active low. The Interrupt Request signal is generated by I/O devices. A request will be honored at the end of the current instruction if the internal software controlled interrupt enable flip-flop (IFF) is enabled and if the BUSRQ signal is not active. When the CPU accepts the interrupt, an acknowledge signal (IORQ during M₁ time) is sent out at the beginning of the next instruction cycle. The CPU can respond to an interrupt in three different modes that are described in detail in section 5.4 (CPU Control Instructions).

NMI

(Non-Maskable Interrupt)

Input, negative edge triggered. The non maskable interrupt request line has a higher priority than INT and is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop. NMI automatically forces the Z-80 CPU to restart to location 0066H. The program counter is automatically saved in the external stack so that the user can return to the program that was interrupted. Note that continuous WAIT cycles can prevent the current instruction from ending, and that a BUSRQ will override a NMI.

RESET

Input, active low. RESET forces the program counter to zero and initializes the CPU. The CPU initialization includes:

1) Disable the interrupt enable flip-flop

- 2) Set Register I = 00н
- 3) Set Register R = 00 H
- 4) Set Interrupt Mode 0

During reset time, the address bus and data bus go to a high impedance state and all control ouput signals go to the inactive state.

BUSRQ

(Bus Request)

Input, active low. The bus request signal is used to request the CPU address bus, data bus and tri-state output control signals to go to a high impedance state so that other devices can control these buses. When BUSRQ is activated, the CPU will set these

buses to a high impedance state as soon as the current CPU machine cycle is terminated.

BUSAK

(Bus Acknowledge)

Output, active low. Bus acknowledge is used to indicate to the requesting device that the CPU address bus, data bus and tri-state control bus signals have been set to their high impedance state and the external device can now control these signals.

CLK

(Clock)

Single phase TTL level clock which requires only a 330 ohm pull-up resistor to +5 volts to meet all clock requirements.

MCR II SYSTEM P.C. BOARD JUMPER OPTIONS **VIDEO GENERATOR P.C. BOARD MANUFACTURER EPROM NO.** JW#1 JW#2 JW#3 JW#4 JW#5 JW#6 JW#7 JW#8 # 68764 # CUT **MOTOROLA** 68766 # # INTEL 2764 # # # # T. I. # 2564 # # # SUPER C.P.U. P.C. BOARD JUMPER OPTIONS FOR PROGRAM ROMS ONLY **MANUFACTURER** EPROM NO. JW#2 JW#4 JW#5 JW#18 JW#19 JW#6 JW#7 * # # 68764 # # **MOTOROLA** # 68766 # # # T. I. # # # 2564 # INTEL # 2764 # # JUMPER OPTIONS FOR BACKGROUND ROMS ONLY JW#11 JW#12 JW#13 JW#14 JW#15 JW#10 **MANUFACTURER EPROM NO.** JW#16 JW#17 * 68764 # # # # **MOTOROLA** # * 68766 # # # # T. I. 2564 # # # INTEL 2764 # # # SOUND I/O P. C. BOARD EPROM NO. JW#1 JW#2 **MANUFACTURER** NUMEROUS MFR'S 2532 # # 2732 **NUMEROUS MFR'S**

The above table illustrates the fact that the Video Generator P.C. Board used in the MCR II System has 8 jumper wires, the SUPER C.P.U. P.C. Board used in the MCR II System has 19 jumper wires, and the Sound I/O P.C. Board used in the MCR II System has 2 jumper wires.

All of the above Boards can be used with a variety of different **SETS of EPROM chips.** However, these EPROMS are not all made by the same manufacturer


and do have some internal differences. So, in order to make them function properly in their respective P.C. Boards, certain jumper wires on these Boards have to be cut.


The above table tells you which jumpers to cut (depending on which EPROM set you're going to use) by showing a "*" under that jumper wire's number. If there is **NO** "*" under a jumper wire's number, THAT PARTICULAR JUMPER WIRE **IS NOT TO BE CUT.**




^{* =} CUT JUMPER WIRES WHERE THIS SYMBOL "*" APPEARS.

^{# =} LEAVE JUMPER WIRES IN WHERE THIS SYMBOL "#" APPEARS.







Chip Number **Function**

MB8416 6116LP-4 9860-07AXN-AXHD

Z-80 CTC 0066-313BX-XXQX (MMC01) 0066-314BX-XXQX (MMC02) 0066-315BX-XXQX (MMC03) 0066-316BX-XXQX (MMC06) 0066-322BX-XXQX (MMC04)

AY-3-8910 (8910) LM3900

MC3403

Ram 2K x 8 Ram 2K x 8

PROM 82S123 (SB2-A) Counter timer circuit H-T generator - custom V-T generator - custom Misc. V & H circuits - custom Misc. TTL circuits - custom NVR controller - custom Sound generator Quad operational amplifier

Quad operational amplifier

Misc. Components


16.00 & 19.9 MHZ 2N4123 2N4403 MPSA70 TIP110


Z-TAL


Transistor NPN Transistor PNP Transistor PNP Transistor NPN


Logic Boards Integrated Circuits


Logic Doalds Integrated Circuits					
Chip Number	Function				
7400	Quad 2 input Nand				
74LS02	Quad 2 input Nor				
74LS04	Hex inverter				
7406	Hex inverter open collector				
7407	Hex buffer open collector				
74LS08	Quad 2 input And				
74LS20	Dual 4 input Nand				
7427	Triple 3 input Nor				
74LS30	8 input Nand				
74LS32	Quad 2 input Or				
74LS74	Dual "D" Flip-Flop				
74LS86	Quad 2 input exclusive Or				
7489	64 bit ram 16 x 4				
74126	Quad buffer tri-state				
74LS138	3 to 8 line decoder				
74LS153	Dual 4 to 1 line multiplexer				
74LS155	Dual 2 to 4 line decoder				
74LS157	Quad 2 to 1 line multiplexer				
74160	4 bit decade counter				
74161	4 bit binary counter				
74166	8 bit shift register				
74LS174	Hex "D" Flip-Flop				
74175	Quad "D" Flip-Flop				
74LS191	Up/down binary counter				
74LS194	8 bit shift register				
74LS244	Octal buffer tri-state				
74LS245	Octal buss transceiver				
74LS273	Octal "D" Flip-Flop				
74LS283	4 bit full adder				
74LS367	Hex buss driver				
74LS374	Octal "D" Flip-Flop tri-state				
74LS670	4 x 4 register files				
4017	Decade counter/divider				
14016	Quad analog switch				
14024	7 stage ripple counter				
14053	Triple 2 channel analog multiplexer				
Z80	CPU 2.5 MHz				
Z80A	CPU 4 MHz				
D780C	CPU 2.5 MHz				
D780C-1	CPU 4 MHz				
TMS2564	8K x 8 EPROM				
MBM2732	4K x 8 EPROM				
HN462532	4K x 8 EPROM				
2114	Ram 1K x 4				
93422	Ram 256 x 4				
M58725	Ram 2K x 8				
4801AN-90	Ram 1K x 8				
4118A-4	Ram 1K x 8				
93419 or 82S09	64 X 9 Color Ram				
74LS133	13 input Nand Gate				















































	72 PINT	EST CONNECTOR					
JI-19 EARTH GMD.						- 	MOTES
27.19		25 AO 49 A	I L SMD	I A GND	I LGML I LG	ND I N.U. I RED	A * ANAL OG
ł		26 AI 50 WHT	2 L GAT	2 A GND	2 L GND 2 Bulk		E-EARTH
<i>/</i> h		27 A2 51 AB	3 L GMD	3 BuA7	3 L GND 3 L 6		
///		20 uA3 52 JBUSACK	4 .EV	4 8 46	4 *5v 4 BuD		L. LOGIC
		29 uA4 53 🚾	5 +5V	5 Ruas	5 +5/ -5 Bull		N.U.=NOT USED
J1-7	6 N.U :	30 wA5 £4 uWR	6 +5V	6 8,44	6 15V 6 B42		
JI-6 GHO.	7 +12 /	31 AS 55 GRESET	7 N.U	7 2uA3	7 N.U. 7 B43		
<u>JI-10</u>	8 VBATT :	32 u47 56 7 g	• N.U.	8 BAZ	6 N.U. 8 Bac		
JI-14	9 úco :	33 DISDOG 57 N.U.	9 N.U	9 BuA			
•		34 N.U. 58 WALT	IO Buco	10 840			
		S FLIP 59 WAIT			10 N.U. 10 Bac		
		36 N.U. SO HBLINK		11 •12V	II RSELO II BuD7		
		37 HORQ &I VBLNK	15 8/05	12 -12 V	12 -SV SENSE 12 L GA		
JI- 15 KEY			13 6403	IS WAIT	13 FLIP 13 B-40		
			14 8-04	14 Buong	14 MOVE BUF 14 BuA1	14 VID1	
JI-20 AMALOG GHD			15 8405	15 N.U.	15 634 15 BA2		
			16 8406	16 Bus:	16 DVO 16 Buc?		
4			17 8407	17 BANT	17 DVI 17 B-44	17 WSELO	
∇		42 M9 66 GREEN	18 N.U.	18 N.U.	18 DV2 - 18 BAS	IO N.U.	
•		13 uA10 67 L GND	19 FLIP	19 +5V	19 DV3 19 B-A6	19 +5V	
		14 wAII 68 BLUE	20 JESET	20 ·5v	20 DV4 20 BuA7	20 +5V	
		15 wA12 69 LGND	21 N.U	21 +5V	21 DV5 21 BAS	21 +57	
	22 MYT 4	16 wA/3, 70 +5∨	22 M.U	SS F CMD	22 DV6 22 L GA		
		17 wA14 71 LGND	23 M.U.	23 L GHD	23 DV7 23 CK	27 L GNO	
	24 4	10 .AM 70 .FU	•• • • • •			E- L OND	

