

Regulator/Audio II PCB Schematic (035435-02 B)

The Regulator/Audio PCB has the dual functions of regulating the +5 VDC logic power to the game PCB and amplifying the audio from the game PCB.

Regulator Circuit


The regulator consists of voltage regulator Q1, current source power transistor Q3 and Q3's bias transistor Q2. The regulator accurately regulates the logic power input to the game PCB by monitoring the voltage through high impedance inputs +SENSE and -SENSE. The inputs are directly from the +5 VDC and ground inputs to the game PCB. Therefore, the regulator regulates the voltage on the game PCB. This eliminates a reduced voltage due to IR buildup on the wire harness between the regulator and the game PCB. Variable resistor R8 is adjusted for the +5 VDC on the game PCB. Once adjusted, the voltage at the input of the game PCB will remain constant at this voltage.

Regulator Adjustment


1. Connect a voltmeter between +5 V and GND test points of the game PCB.
2. Adjust variable resistor R8 on the Regulator/Audio PCB for +5 VDC reading on the voltmeter.
3. Connect a voltmeter between +5 V REG and GND on the Regulator/Audio PCB. Voltage reading shall not be greater than +5.5 VDC. If greater, try cleaning edge connectors on both the game PCB and the Regulator/Audio PCB.
4. If cleaning PCB edge connectors doesn't decrease voltage difference, connect minus lead of voltmeter to GND test point of Regulator/Audio PCB and plus lead to GND test point of game PCB. Note the voltage. Now connect minus lead of voltmeter to +5 REG test point on Regulator/Audio PCB and plus lead to +5 V test point on game PCB. From this you can see which harness circuit is dropping the voltage. Troubleshoot the appropriate harness wire or harness connector.

Audio Circuit


The audio circuit contains two independent audio amplifiers. Each consists of a TDA2002AV amplifier with a gain of ten.





Power Supply Wiring Diagram (036097-01 B Cabaret)



Power Supply Wiring Diagram (034633-01 B Sit Down)



Coin Door Schematic (034988-01 A)



**Drawing Package Supplement
to
MISSILE COMMAND™**

Operation, Maintenance, and Service Manual

Contents of this Drawing Package

Game Wiring Diagram, Coin Door and Power Supply Microprocessor and Sync Video Generator Input and Output Circuitry

Sheet 1, Side A
Sheet 1, Side B
Sheet 2, Side A
Sheet 2, Side B



Atari Communications Company


1980 © ATARI INC.

Sheet 1, Side A
DP-158-01 1st printing

DIAGNOSTIC TESTS


Instruction	Use of Test
1. Set self-test switch to on position. Note: entering self-test will set the HIGH SCORE TODAY display to 7500.	
2. Press alpha base fire button and slam switch simultaneously. Release slam switch first.	A convergence pattern appears on the monitor screen. The background can be many possible colors. If you are going to converge the monitor, black is the color you want. To change background color, press either START button. Do not attempt any convergence adjustments unless you are a qualified color TV technician!
3. Press omega base fire button and slam switch simultaneously. Release slam switch first.	Vertical color bars appear on the screen, to permit color hue and brightness adjustments. Pressing either start button changes the color of the right and left vertical bars. Do not attempt any color hue or brightness adjustments unless you are a qualified color TV technician!
4. Press delta base fire button and slam switch simultaneously.	White screen appears, and tiny black dots trace all the raster lines from top to bottom (takes about 67 seconds). After this, a blue RAM OK message appears on the screen, and the + will reappear. If the message BAD RAM appears and some or all of the digits 1 thru 8, refer to the following to determine the failing RAM chips.
5. Set self-test switch to off position.	Check attract mode display and readjust brightness if necessary.

Test no. 4 display	Bad chip location
BAD RAM 8	R4
BAD RAM 7	N4
BAD RAM 6	M4
BAD RAM 5	L4
BAD RAM 4	K4
BAD RAM 3	J4
BAD RAM 2	H4
BAD RAM 1	F4



Sync

FLIP (Video Inverse Enable) - Microprocessor-generated signal clocked by Address Decode **OUT0**, used in Missile Command Cocktail game only. High FLIP reverses count output of vertical sync signal and relocates VSYNC signal, inverting Cocktail game video picture. Cocktail game must have 02 or later Program Memory installed.




3INH (Third-color bit Inhibit) - Sync generated signal that, when high, prohibits a 3rd-color bit output from the Picture Bit Converter circuit in the video output. 3INH goes low during the last 32 scan lines (cities area) of the video display.

RAS (Row-Address Strobe) - See Dynamic RAM (DRAM) Sheet 2, Side A.

DEADSEL (Address Select) - See Dynamic RAM (DRAM) Sheet 2, Side A for description of signal.

CAS (Column-Address Strobe) - See Dynamic RAM (DRAM) Sheet 2, Side A.

Microprocessor Circuit



RESET - Instruction to microprocessor stating that either power is initially being applied to PCB or something has gone wrong. During initial powerup, RC time constant of resistor R3 and capacitor C20 holds RESET low until +5V stabilizes. During normal operation counter D4 is reset by WDOG Address Decode before D4 reaches count of 8.

16FLIP - See FLIP signal description.

IRQ (Interrupt Request) - Sync-generated signal clocked by microprocessor SYNC output.


SYNC - Signals generated directly from the microprocessor that indicates the microprocessor is fetching an instruction.

0X (Phase X) - Sync-generated signal equivalent to 2H (1.25 MHz) except during the last 32 scan lines (cities area) of the video display. At this time 0X (0.625 MHz) pulses high on every other high pulse of 2H.

0EXTENDED (Clock Extend) - Microprocessor-generated signal that, when high, delays the 00 clock input (holds 00 high) to the microprocessor while sync is in control of the DRAM during the last 32 scan lines (cities area) of the video display.

00 (Microprocessor clock input) - Sync-generated signal, controlled by the microprocessor and sync, that is the basic clock input to the microprocessor.

Address Decoding



PROGSEL0 (Program Memory Select 0) - Address decode ANDed with PROGSEL1 that enables the data buffers of one section of Program Memory.

PROGSEL1 (Program Memory Select 1) - Address decode ANDed with PROGSEL0 that enables the data buffers of one section of Program Memory.

PROGSEL2 (Program Memory Select 2) - Address decode that enables the data buffers of one section of Program Memory.

PROGSEL3 (Program Memory Select 3) - Address decode that enables the data buffers of one section of Program Memory.

TRAK - Address decode ORed with READ that enables inputs of Trak Ball, and all switch inputs excluding DIP switch R8.

RAM (Working RAM readwrite enable) - Enables DRAM Write Enable circuit when microprocessor is writing working RAM data into DRAM. Enables Microprocessor Data Input Interface when microprocessor is reading working RAM data from DRAM. See Sheet 2, Side A.

POKEY - Address decode that enables POKEY I/O chip N199 for audio output and/or DIP switch R8 input.

IN0 (Input 1 enable) - See Sheet 2, Side B, Inputs

IN1 (Input 2 enable) - See Sheet 2, Side B, Inputs

IN2 (Input 3 enable) - See Sheet 2, Side B, Inputs

READ - Address decode ORed with TRAK that enables inputs of Trak Ball, and all switch inputs excluding DIP switch R8.


INTACK (Interrupt Acknowledge) - Address decode that clears an IRQ (Interrupt Request) from the input of the microprocessor.

COLRAM (Color RAM Enable) - See Sheet 2, Side A, Color RAM circuit.


OUT0 (Output 0 enable) - See Sheet 2, Side B, Outputs

OUT1 (Output 2 enable) - See Sheet 2, Side B, Outputs


Program Memory




Power Input




Sheet 1, Side B
MISSILE COMMAND™
 Microprocessor
 Section of 035467-XX D



Input Circuits



FLIP - Microprocessor-generated signal that reverses the horizontal rate of movement (HTBCLK2) and direction (HTBDIR2) of second player's Trak Ball input on Missile Command Cocktail game. Cocktail game must have 02 or higher Program Memory installed.



CTRLD (Counter load enable) - Latched microprocessor output that, when low, permits microprocessor to read switch data through counters K8 and K9 when data buffer L3 is enabled with low IN0. When CTRLD is high, counters K8 and K9 count up or down by the rate of movement indicated by Trak Ball.

VC (Trak Ball Vertical Clock) - Clock output of multiplexer D6 that originates in the vertical steering PCB of the Trak Ball, used to clock flip-flop J8 and counter K8. If VC leads VD, then K8 counts down. If it lags VD, then K8 counts up.

VD (Trak Ball Vertical Direction) - Direction output of multiplexer D6 that originates in vertical steering PCB of Trak Ball. See VC description.

HC (Trak Ball Horizontal Clock) - Clock output multiplexer D9 that originates in the horizontal steering PCB of the Trak Ball, used to clock flip-flop J9 and counter K9. If HC leads HD, then K9 counts down. If it lags HD, then K9 counts up.

HD (Trak Ball Horizontal Direction) - Direction output of multiplexer D9 that originates in horizontal steering PCB of Trak Ball. See HC description.

HTBCLKX (Horizontal Trak Ball Clock) - Player 1 or player 2 horizontal Trak Ball clock input to game PCB from horizontal steering PCB of Trak Ball. Player 2 input is used only in a Cocktail game, and game PCB must have 02 or higher Program Memory installed.

HTBDIRX (Horizontal Trak Ball Direction) - Player 1 or player 2 horizontal Trak Ball direction input to game PCB from horizontal steering PCB of Trak Ball. Player 2 input is used only in a Cocktail game, and game PCB must have 02 or higher Program Memory installed.

IN1 - Address decode that, when low, enables buffer M9 for data input to the microprocessor of TEST, SLAM, FIRE switches, and Trak Ball vertical and horizontal rate of turn.

IN2 - Address decode that, when low, enables buffer P10 for data input to the microprocessor of switch settings of DIP switch RV0.

Memory Map for Address Decoding Circuit, Sheet 1, Side B


HEXIDECIMAL		ADDRESS																DATA								FUNCTION	
		A16	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	
0000-01FF	0	0	0	0	0	0	0	A	A	A	A	A	A	A	A	A	A	D	D	D	D	D	D	D	D	512 Bytes of Working RAM	
0200-06FF	0	0	0	0	0	A	A	A	A	A	A	A	A	A	A	A	D	D	D	D	D	D	D	D	3rd color-bit region of Screen RAM		
0600-06FF	0	0	0	0	1	1	0	0	A	A	A	A	A	A	A	A	D	D	D	D	D	D	D	D	More Working RAM		
06FD-3FFF	0	0	A	A	A	A	A	A	A	A	A	A	A	A	A	A	D	D	D	D	D	D	D	D	2-color-bit region of Screen RAM		
4000-40FF	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D	D	D	D	D	D	D	D	POKEY Ports		
4000	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	R	D							Right Coin Switch Input		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	R	D							Center Coin Switch Input		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	R	D							Left Coin Switch Input		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	R	D							1-player Start Switch Input		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	R	D							2-player Start Switch Input		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	R	D							2-player center Fire Switch Input (Cocktail Only)		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	R	D							2-player right Fire Switch Input (Cocktail Only)		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	R	D							Horizontal TRAK BALL displacement if CTRLD latched High		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	R	D							Vertical TRAK BALL displacement if CTRLD latched High		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	R	D							Screen Flip		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	W	D							Left Coin Counter Output		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	W	D							Center Coin Counter Output		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	W	D							Right Coin Counter Output		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	W	D							2-Player Start LED Output		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	W	D							1-Player Start LED Output		
4900	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	W	D							CTRLD - If low, read Switches. If high, read TRAK BALL		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	W	D							VBLANK read		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	W	D							Self-Test Switch Input		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	R	D							SLAM Switch Input		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	R	D							Horizontal TRAK BALL Direction Input		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	R	D							Vertical TRAK BALL Direction Input		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	R	D							1st-player left Fire Switch Input		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	R	D							1st-player center Fire Switch Input		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	R	D							1st-player right Fire Switch Input		
4A00	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	W	D							Option Switch Inputs		
4B00-4B07	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	W	D							Color RAM		
4C00	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	W	D							Watchdog		
4D00	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	W	D							Interrupt Acknowledge		
5000-7FFF	0	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	R	D	D	D	D	D	D	D	Program		

VTB CLKX (Vertical Trak Ball Clock) - Player 1 or player 2 vertical Trak Ball clock input to game PCB from vertical steering PCB of Trak Ball. Player 2 input is used only in Cocktail game, and game PCB must have 02 or higher Program Memory installed.


VTB DIRX (Vertical Trak Ball Direction) - Player 1 or player 2 vertical Trak Ball direction input to game PCB from vertical steering PCB of Trak Ball. Player 2 input is used only in Cocktail game, and game PCB must have 02 or higher Program Memory installed.

IN0 - Address decode that, when low, enables buffer L9 for data input to the microprocessor of COIN switches, START switches, player 2 FIRE switches (for Cocktail game only), or Trak Ball rate of turn information. If CTRLD is low, data is from switches. If high, Data is Trak Ball Information.

Output Circuits



OUT0 - Address decode that, when it goes low, latches microprocessor-buffered data bits DB0 thru DB6 at the output of latch FB.



POKEY (POKEY chip enable) - Address decode that, when low, enables custom IO POKEY chip NIP89 for data input or output. The POKEY chip works in conjunction with the microprocessor. It is the input port for DIP switch R6 and the audio output port. BRW determines the direction of data flow as addressed by BA0 thru BA3.

BRW (Buffered Read/Write) - Microprocessor-generated signal that, when high, allows microprocessor to read POKEY input data from DIP switch R6. When low, allows microprocessor to write to POKEY output.

